Report Generated by Test Manager

Title: DC_PlugIn_FastCharging_Test_Report
Author: Tridib Banik
Date: 26-Jan-2026 02:09:41

Test Environment

Platform: PCWIN64
MATLAB: (R2023b)

Summary

Name	Outcome	Duration (Seconds)
Results: 2026-Jan-26 02:08:54	✔	4.197
DC_PlugIn_FastCharging_Test_Cases	✔	3.522
DCFC_Test_Suite	✔	3.522
DCFC	✔	3.521

Results: 2026-Jan-26 02:08:54

Result Type:	Result Set
Parent:	None
Start Time:	26-Jan-2026 02:08:54
End Time:	26-Jan-2026 02:08:59
Outcome:	Total: 1, Passed: 1

Back to Report Summary

DC_PlugIn_FastCharging_Test_Cases

Test Result Information

Result Type:	Test File Result
Parent:	Results: 2026-Jan-26 02:08:54
Start Time:	26-Jan-2026 02:08:54
End Time:	26-Jan-2026 02:08:58
Outcome:	Total: 1, Passed: 1

Test Suite Information

Name:	DC_PlugIn_FastCharging_Test_Cases

Back to Report Summary

DCFC_Test_Suite

Test Result Information

Result Type:	Test Suite Result
Parent:	DC_PlugIn_FastCharging_Test_Cases
Start Time:	26-Jan-2026 02:08:54
End Time:	26-Jan-2026 02:08:58
Outcome:	Total: 1, Passed: 1

Test Suite Information

Name:	DCFC_Test_Suite

Back to Report Summary

DCFC

Test Result Information

Result Type:	Test Case Result
Parent:	DCFC_Test_Suite
Start Time:	26-Jan-2026 02:08:54
End Time:	26-Jan-2026 02:08:58
Outcome:	Passed

Test Case Information

Name:	DCFC
Type:	Baseline Test

Verify Result

Name	Link to Plot
Test Assessment/.../step_1_1:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_1_2:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_1_3:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_1_4:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_2_1:verify(uint64(HVBatChargeStat) == 1)	Link
Test Assessment/.../step_3_1:verify(uint64(DC_Isolation_Sts) == 0)	Link
Test Assessment/.../step_4_1:verify(uint64(DC_Isolation_Sts) == 1)	Link
Test Assessment/.../step_3_1:verify(uint64(HVBat_DC_CntctrStat) == 0)	Link
Test Assessment/.../step_6_1:verify(uint64(HVBat_DC_CntctrStat) == 1)	Link
Test Assessment/.../step_7_1:verify(uint64(HVBatChargeStat) == 2)	Link
Test Assessment/.../step_8_1:verify((MaxChargeCurrentAllowed) == 2.50*34)	Link
Test Assessment/.../step_9_1:verify((MaxChargeCurrentAllowed) == 2.17*34)	Link
Test Assessment/.../step_10_1:verify((MaxChargeCurrentAllowed) == 1.50*34)	Link
Test Assessment/.../step_11_1:verify((MaxChargeCurrentAllowed) == 1.33*34)	Link
Test Assessment/.../step_12_1:verify((MaxChargeCurrentAllowed) == 1.00*34)	Link
Test Assessment/.../step_13_1:verify((MaxChargeCurrentAllowed) == 0.85*34)	Link
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.70*34)	Link
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.15*34)	Link
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0.06*34)	Link
Test Assessment/.../step_17_1:verify((MaxChargeCurrentAllowed) == 0*34)	Link

Test Assessment/.../step_18_1:verify((MaxChargeCurrentAllowed) == 0*34)	Link
Test Assessment/.../step_19_1:verify(HVBatCntctrReq == 1)	Link
Test Assessment/.../step_20_1:verify(HVBatChargeStat == 3)	Link
Test Assessment/.../step_21_1:verify(HVBat_DC_CntctrOpn == 1)	Link
Test Assessment/.../step_21_1:verify(HVBat_DC_CntctrStat == 0)	Link
Test Assessment/.../step_22_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_23_1:verify(DC_Isolation_Sts == 0)	Link
Test Assessment/.../step_24_1:verify(HVBat_DC_CntctrOpn == 0)	Link
Test Assessment/.../step_25_1:verify(HVBat_DC_CntctrStat == 0)	Link
Test Assessment/.../step_26_1:verify(HVBatChargeStat == 0)	Link
Test Assessment/.../step_27_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_28_1:verify(DC_Isolation_Sts == 0)	Link
Test Assessment/.../step_29_1:verify(HVBatChargeStat == 1)	Link
Test Assessment/.../step_30_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_31_1:verify(HVBat_DC_CntctrStat == 1)	Link
Test Assessment/.../step_32_1:verify(HVBatChargeStat == 2)	Link
Test Assessment/.../step_33_1:verify(MaxChargeCurrentAllowed == 1.50*34)	Link
Test Assessment/.../step_34_1:verify(HVBatChargeStat == 2)	Link
Test Assessment/.../step_35_1:verify(HVBatChargeStat == 6)	Link
Test Assessment/.../step_36_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_37_1:verify(DC_Isolation_Sts == 0)	Link
Test Assessment/.../step_35_1_1:verify(HVBat_DC_CntctrStat == 0)	Link

Name
Test Assessment/.../step_1_1:verify(uint64(HVBatChargeStat) == 0)
Test Assessment/.../step_1_2:verify(uint64(HVBatChargeStat) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_1_3:verify(uint64(HVBatChargeStat) == 0)
Test Assessment/.../step_1_4:verify(uint64(HVBatChargeStat) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_2_1:verify(uint64(HVBatChargeStat) == 1)
Test Assessment/.../step_3_1:verify(uint64(DC_Isolation_Sts) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_4_1:verify(uint64(DC_Isolation_Sts) == 1)
Test Assessment/.../step_3_1:verify(uint64(HVBat_DC_CntctrStat) == 0)



Back to Report SummaryBack to Signal Summary

Name
Test Assessment/.../step_6_1:verify(uint64(HVBat_DC_CntctrStat) == 1)
Test Assessment/.../step_7_1:verify(uint64(HVBatChargeStat) == 2)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_8_1:verify((MaxChargeCurrentAllowed) == 2.50*34)
Test Assessment/.../step_9_1:verify((MaxChargeCurrentAllowed) == 2.17*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_10_1:verify((MaxChargeCurrentAllowed) == 1.50*34)
Test Assessment/.../step_11_1:verify((MaxChargeCurrentAllowed) == 1.33*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_12_1:verify((MaxChargeCurrentAllowed) == 1.00*34)
Test Assessment/.../step_13_1:verify((MaxChargeCurrentAllowed) == 0.85*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.70*34)
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.15*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0.06*34)
Test Assessment/.../step_17_1:verify((MaxChargeCurrentAllowed) == 0*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_18_1:verify((MaxChargeCurrentAllowed) == 0*34)
Test Assessment/.../step_19_1:verify(HVBatCntctrReq == 1)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_20_1:verify(HVBatChargeStat == 3)
Test Assessment/.../step_21_1:verify(HVBat_DC_CntctrOpn == 1)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_21_1:verify(HVBat_DC_CntctrStat == 0)
Test Assessment/.../step_22_1:verify(MaxChargeCurrentAllowed == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_23_1:verify(DC_Isolation_Sts == 0)
Test Assessment/.../step_24_1:verify(HVBat_DC_CntctrOpn == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_25_1:verify(HVBat_DC_CntctrStat == 0)
Test Assessment/.../step_26_1:verify(HVBatChargeStat == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_27_1:verify(MaxChargeCurrentAllowed == 0)
Test Assessment/.../step_28_1:verify(DC_Isolation_Sts == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_29_1:verify(HVBatChargeStat == 1)
Test Assessment/.../step_30_1:verify(MaxChargeCurrentAllowed == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_31_1:verify(HVBat_DC_CntctrStat == 1)
Test Assessment/.../step_32_1:verify(HVBatChargeStat == 2)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_33_1:verify(MaxChargeCurrentAllowed == 1.50*34)
Test Assessment/.../step_34_1:verify(HVBatChargeStat == 2)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_35_1:verify(HVBatChargeStat == 6)
Test Assessment/.../step_36_1:verify(MaxChargeCurrentAllowed == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_37_1:verify(DC_Isolation_Sts == 0)
Test Assessment/.../step_35_1_1:verify(HVBat_DC_CntctrStat == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Simulation

System Under Test Information

Model:	DC_PlugIn_FastCharging
Harness:	DCFC_Test_Harness
Harness Owner:	DC_PlugIn_FastCharging/dcfc
Release:	Current
Simulation Mode:	normal

Override SIL or PIL Mode:	0
Configuration Set:	Configuration1
Start Time:	0
Stop Time:	150
Checksum:	190220470 1345066777 791000055 2986296787
Simulink Version:	23.2
Model Version:	1.87
Model Author:	OWNER
Date:	Mon Jan 26 02:07:41 2026
User ID:	OWNER
Model Path:	C:\Users\OWNER\Downloads\BWC_Real_Repository\bwc\sw2-bms\Design\Test_PlugInCharging\DC_PlugIn_FastCharging_Test\DC_PlugIn_FastCharging.slx
Machine Name:	LAPTOP-751I470L
Solver Name:	FixedStepDiscrete
Solver Type:	Fixed-Step
Fixed Step Size:	0.001
Simulation Start Time:	2026-01-26 02:08:54
Simulation Stop Time:	2026-01-26 02:08:57
Platform:	PCWIN64